r*****l 发帖数: 24 | 1 Hold violation or set up violation or both of them.
Can everyone explain? |
d**********y 发帖数: 7 | 2 You may see hold violation since the valid data time after the clock
transition is reduced. |
h****n 发帖数: 5 | 3 What means the enable signal?
Can desertvalley explain this in more detail? I am very interested in this
topic, thanks! |
h****n 发帖数: 5 | 4 I think if this enable signal is only valid for the current F/F, the delay
of the clock enable may result in hold-time violation of current F/F. At the
same time, it may also bring set-up time violation for successive F/Fs.
Am I right? |
g*********t 发帖数: 24 | 5 Your question sounds not clear to me.
Are you talking about defining delay constraints for CLK signals for
synthesis or CLK gating designs? |