由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - What happens if we delay the enabling of Clock signal?
相关主题
请教两个synchronizer的问题面试问题
Quartus II的Timing Analyzer求教请问各位大侠:涉及到SRAM的数字电路设计需要注意什么?
A question of a digital designA simple question about clock
这个方向怎么样Delay circuit in clock recovery from a Mancheter code
Design Compiler .sdf文件问题alarm clock天线
请教一个ASIC的面试问题how can we achieve 50% duty cycle from a non-50% clock
Xilinx FPGA Timing Analysis老是过不了,怎么办呢?jitter 是咋 involve到max time的公式里面?
D flip flop问一个面试问题?
相关话题的讨论汇总
话题: clock话题: what话题: signal话题: delay话题: violation
进入EE版参与讨论
1 (共1页)
r*****l
发帖数: 24
1
Hold violation or set up violation or both of them.
Can everyone explain?
d**********y
发帖数: 7
2
You may see hold violation since the valid data time after the clock
transition is reduced.
h****n
发帖数: 5
3
What means the enable signal?
Can desertvalley explain this in more detail? I am very interested in this
topic, thanks!
h****n
发帖数: 5
4
I think if this enable signal is only valid for the current F/F, the delay
of the clock enable may result in hold-time violation of current F/F. At the
same time, it may also bring set-up time violation for successive F/Fs.
Am I right?
g*********t
发帖数: 24
5
Your question sounds not clear to me.
Are you talking about defining delay constraints for CLK signals for
synthesis or CLK gating designs?
1 (共1页)
进入EE版参与讨论
相关主题
问一个面试问题?Design Compiler .sdf文件问题
请问一个clock generator的问题 multi-phase请教一个ASIC的面试问题
ripple counter questionXilinx FPGA Timing Analysis老是过不了,怎么办呢?
[救命]关于一个pcb上用2个crystal for clock inputD flip flop
请教两个synchronizer的问题面试问题
Quartus II的Timing Analyzer求教请问各位大侠:涉及到SRAM的数字电路设计需要注意什么?
A question of a digital designA simple question about clock
这个方向怎么样Delay circuit in clock recovery from a Mancheter code
相关话题的讨论汇总
话题: clock话题: what话题: signal话题: delay话题: violation