Design Compiler area 单位问题 - EE版 - 未名存档

本页内容为未名空间相应帖子的节选和存档，一周内的贴子最多显示50字，超过一周显示500字访问原贴

EE版 - Design Compiler area 单位问题

相关主题
● Design Compiler Question	● 今天听公司一个layout contracter说他一个小时的rate有120
● Design Compiler综合FPGA问题	● Could anyone shed some light on these areas? (signal proces
● Design Compiler clock tree综合求教	● PHD一年级选老板，帮忙看个老板，给点建议，谢谢啦。
● Design Compiler生成的.sdf文件interconnect delay都是0	● Are there any postdoc positions available in RFIC or analog IC area?
● Engineer变Design	● Two RA positions in EE available!
● post again: Intel IC design job open, recent graduate only	● 博士做天线电磁场方面的，找工作容易吗
● Job opening for senior analog IC designer	● 请教如何把matlab程序转换成单个可执行文件（不需compiler)
● IC design	● 请问哪有Synopsys Physical Compiler下载？

相关话题的讨论汇总
话题: design话题: compiler话题: area

进入EE版参与讨论

1

(共1页)

I***a
发帖数: 704

1

我用Design Compiler综合了2个design,分别得到了area,
这个area就是一个数，比如15000，请问单位是什么，thanks.

1

(共1页)

进入EE版参与讨论

相关主题
● 请问哪有Synopsys Physical Compiler下载？	● Engineer变Design
● Help on calculate the power of design at gate level	● post again: Intel IC design job open, recent graduate only
● communication, optics, 还是其他？	● Job opening for senior analog IC designer
● 帮忙推荐一本ASIC的书，这本怎么样？	● IC design
● Design Compiler Question	● 今天听公司一个layout contracter说他一个小时的rate有120
● Design Compiler综合FPGA问题	● Could anyone shed some light on these areas? (signal proces
● Design Compiler clock tree综合求教	● PHD一年级选老板，帮忙看个老板，给点建议，谢谢啦。
● Design Compiler生成的.sdf文件interconnect delay都是0	● Are there any postdoc positions available in RFIC or analog IC area?

相关话题的讨论汇总
话题: design话题: compiler话题: area

未名新帖统计// 7月16日

#	版面	帖数(主题数)
-	全站	4871 (796)
1	Military	3777 (569)
2	Stock	341 (51)
3	Joke	117 (17)
4	History	116 (3)
5	Automobile	100 (9)
6	USANews	55 (9)
7	Midlife	45 (1)
8	Headline	41 (41)
9	Dreamer	33 (13)
10	FleaMarket	32 (20)
11	Living	30 (7)

* 这里只显示发帖超过25的版面，努力灌水吧:-)