由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - Skyworks San Jose site 正在招RF Validation and Test Engine
相关主题
BAE Milpitas CA needs IC verification engineerjob opening - Power Electronics Engineer
【工作机会】加州HW/FPGA Validation Engineer (转载)position for Senior System Engineer
DC offset of integratorOpenings of digital circuits design in bay area
半导体工作 TI 招收FRESH PHDJob opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)
Skywork solution phone screenCAD tools ENGINEER
Re: TDD and FDDOpening of Circuit Design Engineer position at a Silicon Va (转载)
手上有个HW Validation opening的信息,谁要refer? (转载)Entry, middle level EE job opening (ECG signal processing) at Pittsburgh
博通湾区招RF Test Engineer国内业余大学毕业请教同学硬件设计的稳定性问题
相关话题的讨论汇总
话题: rf话题: 8226话题: test话题: validation话题: san
进入EE版参与讨论
1 (共1页)
J**********W
发帖数: 7
1
Skyworks San Jose site 正在招RF Validation and Test Engineer/Tech. 计划招5、
6名。有兴趣的站内联系。
w*******h
发帖数: 819
2
大概什么待遇?
十个字十个字
J**********W
发帖数: 7
3
待遇based on experience and level: from entry level to senior level.
J**********W
发帖数: 7
4
Electrical Staff Engineer (37384)
Responsibilities include design validation activities, RF products testing,
characterization and driving production readiness of high-performance FEM
products. Products include PAs, PAMs, RF switches, RF duplexers typically
used in the fast-paced and high volume cellular market. The candidate will
play a critical role in products realization, he/she will be working
closely with design team conducting comprehensive testing and data
collection, data preparation and presentation in an R&D environment.
In this role, the candidate will decipher and convert the customer's
specification into a workable test solution. The candidate will participate
in creating automated and manual test plans, perform hands-on device
measurements, characterization and optimization. Candidate will then analyze
data and present data review which will serve as guidance for design
improvements and variants down selection.
Typical RF measurements include but not limited to the following:
•GSM/EDGE/WCDMA/TD-SCDMA/TD-LTE/FDD-LTE cellular PA characterizations
•RF Switches characterization: Linearity, Harmonics and loadpull
•RF Duplexers Evaluation
•Digital Predistortion
•PvT, switching transient, multi-slots
•Load pull and source pull
•Stability
•Noise
•S-parameters
•Small signal gain and conversion gain
•Sensitivity analysis and DoE
•MIPI interface programming and validation
•Validation of analog controller
•ESD and ruggedness
•PA with Envelope Tracking is a plus
Job Requirements
•BSEE or MSEE with 5+ years of experience measuring, optimizing RF IC
’s
•A strong understanding of RF fundamentals, PA fundamentals, 2G/2.5G/
3G/4G system, industry standard test methods, test equipment operation,
capabilities, limitations, trouble-shooting, and automation is critical for
success.
•Strong expertise in using RF instruments including signal generators,
PSA, VNA, oscilloscope, power meters and load pull tuners. Experience in
test routine software development using C++/C, Labview or similar scripting
language is essential.
•Strong attention to detail, meticulous documentation standards,
strong written and verbal communication skills, and ability to work within a
diverse team-structured environment is mandatory.
•Strong expertise in using RF instruments including signal generators,
Spectrum analyzers, VNA, oscilloscope, power meters and load pull tuners.
•Experience in test routine software development using C++/C, Labview
or similar scripting language is a strongly plus.
t******t
发帖数: 1
5
请问前辈还有newgrad的opening吗?不胜感激
1 (共1页)
进入EE版参与讨论
相关主题
国内业余大学毕业请教同学硬件设计的稳定性问题Skywork solution phone screen
女生MSEE, EE内方向学的有点杂,找工作,求解惑,求定位Re: TDD and FDD
jobs openings: IC design front end, back end, test 和produ手上有个HW Validation opening的信息,谁要refer? (转载)
EE/physics专业实习机会(马里兰州) (转载)博通湾区招RF Test Engineer
BAE Milpitas CA needs IC verification engineerjob opening - Power Electronics Engineer
【工作机会】加州HW/FPGA Validation Engineer (转载)position for Senior System Engineer
DC offset of integratorOpenings of digital circuits design in bay area
半导体工作 TI 招收FRESH PHDJob opennings in Santa Clara/Silicon Vallely area (digital/SRAM circuits design)
相关话题的讨论汇总
话题: rf话题: 8226话题: test话题: validation话题: san