e***q 发帖数: 93 | 1 Contact: [email protected]
(function(){try{var s,a,i,j,r,c,l,b=document.getElementsByTagName("script");l=b[b.length-1].previousSibling;a=l.getAttribute('data-cfemail');if(a){s='';r=parseInt(a.substr(0,2),16);for(j=2;a.length-j;j+=2){c=parseInt(a.substr(j,2),16)^r;s+=String.fromCharCode(c);}s=document.createTextNode(s);l.parentNode.replaceChild(s,l);}}catch(e){}})();
/* ]]> */
GPU MODELING ENGINEER
======================
As a member of our Graphics System team, you will help to create the
simulator of our next generation graphics core for mobile devices. In this
position, you will be responsible for development of the architecture design
using advanced modeling methodologies. You are expected to understand the
design and implementation, define the development scope, develop the
algorithm for some functional blocks, and verify the correctness of the
design. You will be working with architects, designers, driver, and compiler
teams to accomplish your tasks.
MINIMUM REQUIREMENTS
• MS or PhD degree in EE/CS
• 4+ year programming experiences on graphics and compute
• Solid knowledge on computer/graphics/compute architecture &
pipeline (e.g., DirectX, OpenGL, OpenCL)
• Strong C/C++ programming language experience
• Good debugging and problem solving skills
• SystemC and TLM experience are desirable
• Agile development methodology experience is preferable
• Graphics & compute driver or compiler experience is a plus
• Verilog/Vera/SystemVerilog experience is a plus
• Good communication skills and ability & desire to work as a team
player
GPU PRE-SILICON/POST-SILICON VERIFICATION ENGINEER
===================================================
As a member of our Graphics System team, you will help to verify our next
generation GPU. In this position, you will be responsible for pre-silicon
verification and post-silicon bring up/debug/support. You are expected to
understand GPU and the design/implementation/verification flow. You will be
working with architects, designers, C-model, DV (Design Verification), PTE (
Product Test Engineering) teams to accomplish your tasks.
MINIMUM REQUIREMENTS
• BS or MS degree in EE/CS, MS is highly desired
• 3+ year experiences in the following areas required:
• Solid understanding of computer architecture and graphics (e.g.,
DirectX & OpenGL)
• Skilled in C/C++ programming language
• Experience with Verilog/VHDL design and verification
• Experience with Perl programming
• Additional skills in the following areas are a plus:
o Experience with ATE (Automated Test Equipment)/FMAX
o Understanding of the SoC architecture, chip level verification, memory
model.
o Hands-on silicon debugging |
|