由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobMarket版 - Job opennings in Santa Clara/Silicon Vallely area (digital
相关主题
Opening of Circuit Design Engineer position at a Silicon Valley company找软件设计工程合作
VLSI job opening at Santa ClaraEntry, middle level EE job opening (ECG signal processing)
Senior CAD Engineer, also have NCG position[Apple Jobs] Software Engineer and software QA (转载)
【JOBS】NCG CAD Engineersilicon engineering job opportunities at bay area CA
工作帖 - Job Opening, Houston (转载)Opennings: senior PMIC designers
Job openning: Layout Engineer (Milpitas, CA)Redmond 地区招一名Audio test engineer
湾区EDA company招聘: Production Engineer急聘C++ Software Engineer (San Jose, CA)
One digital IC design/verification engineer openningSOFTWARE ENGINEER - ELECTRO-MECHANICAL SYSTEMS (转载)
相关话题的讨论汇总
话题: design话题: layout话题: knowledge话题: opennings话题: cmos
进入JobMarket版参与讨论
1 (共1页)
l********g
发帖数: 68
1
Posted job opennings several weeks ago. Three opennings have been filled and there are still several left. Please send your resume to s*******[email protected] ASAP if you are interested.
The employer sponsors H1B, and starts green card process immediately after you join us in full time based on current policy.
Position Title: Junior Circuit Design Engineer (0-4 years experience)
Description/Qualifications: RESPONSIBILITIES:
- High performance, low power custom circuit design in Digital-IP.
- Design, optimization, simulation and characterization of custom digital circuits.
- Logic equivalence checking and transistor level function verification.
- 6T/8T/10T sram design.
- Library cells and datapath cells design.
- Knowledge of multi-port RF, ROM, CAM, TLB, L1/L2 cache design.
- Understanding device physics and parasitics.
- Layout floor planning and supervision.
MINIMUM REQUIREMENTS:
- BSEE minimum, MSEE preferred.
- Strong background in deep submicron CMOS process and device.45nm and beyond is preferred
- Good knowledge in high speed and low power circuit design techniques
- Familiar with Hspice, hsim, XA, Nanosim and other simulation tools
- Perl, C/C++ programming skills
- Experience in circuit simulation, schematic capture and layout verification CAD tools.
- Must be a team player with effective written and verbal communication skills.
- Must be able to learn quickly and work independently
Position Title: Junior Mask Design Engineer (0-4 years experience)
Description/Qualifications: JOB DESCRIPTION / QUALIFICATIONS:
- Perform physical layout for standard cells, embedded SRAM macros and custom
modules in deep sub-micron CMOS process.
- Cell level and macro level layout floor-planning
- Layout verification including LVS, DRC and ERC.
- Layout data version control and frame-view generation.
MINIMUM REQUIREMENTS:
- BSEE or equivalent.
- Familiar with Cadence design environment.
- Proficient in physical verification (DRC/LVS) tool.
- Knowledge of CMOS transistor devices.
- Knowledge of Unix system and commands.
- Place and Route knowledge a plus.
- Perl or unit shell programming a plus.
- Be a good team player with effective written and verbal communication
skills.
1 (共1页)
进入JobMarket版参与讨论
相关主题
SOFTWARE ENGINEER - ELECTRO-MECHANICAL SYSTEMS (转载)工作帖 - Job Opening, Houston (转载)
SOFTWARE ENGINEER - ELECTRO-MECHANICAL SYSTEMS (转载)Job openning: Layout Engineer (Milpitas, CA)
Software engineer and intern opening (San Jose)湾区EDA company招聘: Production Engineer
Job opening at iDirect (Software engineer etc)One digital IC design/verification engineer openning
Opening of Circuit Design Engineer position at a Silicon Valley company找软件设计工程合作
VLSI job opening at Santa ClaraEntry, middle level EE job opening (ECG signal processing)
Senior CAD Engineer, also have NCG position[Apple Jobs] Software Engineer and software QA (转载)
【JOBS】NCG CAD Engineersilicon engineering job opportunities at bay area CA
相关话题的讨论汇总
话题: design话题: layout话题: knowledge话题: opennings话题: cmos