由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobMarket版 - Integrated Device Technology IDT 正招聘 IC Design
相关主题
湾区EDA company招聘: Production EngineerHardware System Engineer Open in San Jose,CA
Job Opening: Software Engineer 实习或全职Job opening for hardware engineer in Milpitas, CA
Opening of Circuit Design Engineer position at a Silicon Valley companyME/EE Summer Internship Opportunity (转载)
VLSI job opening at Santa Clara招人(Sr. Test Development Engineer at SanDisk) (转载)
Analog Circuit Design Engineer - Large IC company -- San Jose, CASr. Optical Engineer (Washing DC area)
Xilinx openning几个机会,数字图像技术、suppter/、电路设计及液晶显示器制造方面人员可以考虑一下!
数电ASIC求内推,Design, Verification,Validation,Application招 EE专业的测试人员
2005年复旦微电子硕士毕业生去向汇总Device Test Engineer Openning - San Jose
相关话题的讨论汇总
话题: idt话题: design话题: experience话题: simulation话题: layout
进入JobMarket版参与讨论
1 (共1页)
z********i
发帖数: 114
1
IDT 正招聘 IC design工程师
new graduate to 5 years exp
上班地点, SAN JOSE
有意者,站内PM
Electronic Design Engineer
ID: 7367
Job Category: Engineering
Experience Level: New Grad
Employment Duration: Regular
Work Schedule: Full-Time
Location: U.S. - San Jose, CA
www.idt.com
About IDT... As diverse technologies that span the consumer, communications,
and computing markets begin to converge, changing the digital media
landscape, our flexibility and ease-of-use are increasingly driving the user
experience. Since its inception in 1980, IDT has grown and thrived in the
ever changing high-technology environment. We are bringing together a team
of remarkably talented and insightful people to explore the opportunities
that the digital media explosion creates, with a focus on mixed signal
semiconductor solutions. We are enabling advances in download time, power
efficiency, processing speed, quality and reliability, while lowering costs
and speeding time-to-market for our customers. This is the place to be.
Job Description
The successful candidate will join the MMT (Multi Market Timing) Group in
designing high performance frequency synthesizers. Experience level desired
is new college graduate to 5 years. MSEE is preferred. Familiarity with
the below is essential:
HSPICE/SPECTRE simulation
CMOS transistor level mixed signal circuit design. BJT experience a plus.
Schematic capture
Cadence ADE.
Knowledge of Phase Noise simulation techniques.
Ability to supervise layout and make basic changes to circuit layout
Analog and digital layout techniques
Parasitic extraction and simulation.
Basic device physics
Logic Simulation with Verilog
Basic lab test equipment such as oscilloscopes, power supplies, multimeters,
and signal generators.
PLLs, DLL's, data converters, opamps, reference circuits, LDOs, transmission
line theory.
Good communication skills and problem solving skills.
1 (共1页)
进入JobMarket版参与讨论
相关主题
Device Test Engineer Openning - San JoseAnalog Circuit Design Engineer - Large IC company -- San Jose, CA
(招产品维修) Electronic Repair Engineer ( Mountain View, CXilinx openning
招聘:电子产品维修技术员(全职,Mountain View,CA)数电ASIC求内推,Design, Verification,Validation,Application
【求职】manufacture engineer job全美皆可2005年复旦微电子硕士毕业生去向汇总
湾区EDA company招聘: Production EngineerHardware System Engineer Open in San Jose,CA
Job Opening: Software Engineer 实习或全职Job opening for hardware engineer in Milpitas, CA
Opening of Circuit Design Engineer position at a Silicon Valley companyME/EE Summer Internship Opportunity (转载)
VLSI job opening at Santa Clara招人(Sr. Test Development Engineer at SanDisk) (转载)
相关话题的讨论汇总
话题: idt话题: design话题: experience话题: simulation话题: layout