由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
JobMarket版 - 【工作机会】Principle Engr – Analog/Mixed Signal Design (转载)
相关主题
Integrated Device Technology IDT 正招聘 IC DesignHiring Experienced Logic Designers (Nvidia)
Opening of Circuit Design Engineer position at a Silicon Valley companyJob Opening: Broadcom, Irvine, SerDes (转载)
VLSI job opening at Santa ClaraNVIDIA 招 Senior Signal & Power Integrity Engineer
数电ASIC求内推,Design, Verification,Validation,ApplicationJob openings in Silicon Valley
Mixed Signal Design Engineer Opening in SINGAPOREOpening for a Sr SW Engr in a bay area startup (转载)
高薪诚聘高速模拟 SERDES 设计主管Offer 选择? (转载)
几个机会,数字图像技术、suppter/、电路设计及液晶显示器制造方面人员可以考虑一下!Openings for Senior DBA, SysAdmin, Software Engr, etc
湾区serdes I/O team招junior analog & mixed signal IC designProductivity Engr ( EE ME)
相关话题的讨论汇总
话题: 8226话题: design话题: experience话题: signal话题: analog
进入JobMarket版参与讨论
1 (共1页)
s*******u
发帖数: 692
1
【 以下文字转载自 JobHunting 讨论区 】
发信人: shadingyu (fish), 信区: JobHunting
标 题: 【工作机会】Principle Engr – Analog/Mixed Signal Design
发信站: BBS 未名空间站 (Tue Jul 30 13:25:27 2019, 美东)
Principle Engineer – Analog/Mixed Signal Design - in Portland
Experience:
• MSEE or PHD with minimum of 12+ years experience in deep sub-micron
analog/mixed signal circuit design
• High speed and analog circuit design experience including one or
more of the
following: PLLs, DLLs, ADC/DAC, LDO, high-speed custom transceiver, Serdes,
clock and data recovery, DDRx/LPDDRx driver or receiver.
• Knowledge & hands-on experience with one or more of the following IO
protocols: PCIe, SATA, USB, SGMII, Interlaken, 10G Base–KR, CEI, FC, XAUI,
XPON, DDR3/4, LPDDR3/4, Intel PIPE 3.0 and above.
• A track record in delivering high volume commercial products from
architecture definition to post-silicon product qualification, & working
knowledge in industry best practices
• Previous experience in TSMC/UMC’s 40nm process or more advanced
node,
PI/SI & channel analysis, and Hard IP’s SoC/system integration & validation
flow is a strong plus.
• Past experience in supporting deal acquisition and external customer
engagement is a must.
Skill:
• Strong fundamental in circuit theory, design and layout
• Knowledge in digital signal processing, control theory, system
behavior modeling with matlab/IBIS-AMI or Verilog/Verilog-A, and IO’s
training algorithm is a strong plus
• Creative design and problem solving ability delivering the highest
level result across power, performance and area
• Experience in Cadence, HSPICE design flow, static timing analysis,
and analogmixed signal behavior modeling and verification
• Strong communication and presentation skills. Ability to work
independently with local and international teams under different time zone
and language background.
• Ability to work across all functional levels. Highly disciplined and
self-motivated.
Able to support occasional domestic or international travel per business
requirement.
请站内或者Email [email protected]
1 (共1页)
进入JobMarket版参与讨论
相关主题
人在湾区 求推荐software 职位Mixed Signal Design Engineer Opening in SINGAPORE
Houston招Mech Engr, up to 150k高薪诚聘高速模拟 SERDES 设计主管
【工作机会】SERDES system architect in Silicon Valley几个机会,数字图像技术、suppter/、电路设计及液晶显示器制造方面人员可以考虑一下!
【JOBS广告专栏】11、12月份求职、空缺广告湾区serdes I/O team招junior analog & mixed signal IC design
Integrated Device Technology IDT 正招聘 IC DesignHiring Experienced Logic Designers (Nvidia)
Opening of Circuit Design Engineer position at a Silicon Valley companyJob Opening: Broadcom, Irvine, SerDes (转载)
VLSI job opening at Santa ClaraNVIDIA 招 Senior Signal & Power Integrity Engineer
数电ASIC求内推,Design, Verification,Validation,ApplicationJob openings in Silicon Valley
相关话题的讨论汇总
话题: 8226话题: design话题: experience话题: signal话题: analog