Our group has several Verification opennings for Graphics (2D/3D) ASIC.
Prefer handson skills but may also consider excellent entry level candidates
. Will be exposed to Vera/System Verilog/VHDL/Verilog/OOP/RVM environment.
Required to be relocated to San Diego, CA if not local.
