由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
SanFrancisco版 - 请转EE版, San Francisco 版: ASIC Design/Implementation Job (转载)
相关主题
硅谷小道: 听说现在半导体tape out非常的贵MSFT又杯具了. (转载)
硅谷小道: 听说现在半导体tape out非常的贵 (转载)硅谷公司的兴亡 (下)
Openings for senior ASIC engineer我觉得这个“一国两区”的提法不错。
高通内推QUALCOMM WiFi Design Lead Principal 200KUSD+AMD和Nvidia被Intel压的够呛
求内推: 数电ASIC Design, Verification,Validation,ApplRe: 华为中兴被封杀,为何思科如入无人之境? (转载)
multiple job openings in top semiconductor company应用材料之类的公司,我将来有希望进吗? (转载)
[合集] 我来讲个关于裁员的故事吧job openning: design verification in AMD (转载)
有谁成了millionaireEE方向的engineer找事情做 (转载)
相关话题的讨论汇总
话题: asic话题: design话题: san话题: ee
进入SanFrancisco版参与讨论
1 (共1页)
s**********n
发帖数: 2343
1
【 以下文字转载自 WaterWorld 讨论区 】
发信人: semijob (semijob), 信区: WaterWorld
标 题: 请转EE版, San Francisco 版: ASIC Design/Implementation Job Opening
关键字: Job Opening
发信站: BBS 未名空间站 (Fri Nov 4 13:23:02 2011, 美东)
A Fabless Semiconductor company in San Jose, CA is looking for a senior
level ASIC design/implementation engineer. The person will be responsible
for ASIC implementation including synthesis, DFT, timing closure, place &
route. RTL design experience is a plus.Will be involved to work with CAD tool vendors to develop/customize CAD tools.
1 (共1页)
进入SanFrancisco版参与讨论
相关主题
EE方向的engineer找事情做 (转载)求内推: 数电ASIC Design, Verification,Validation,Appl
同学们,我被Lay Off了multiple job openings in top semiconductor company
【JOBS】06.16 -- 07.15[合集] 我来讲个关于裁员的故事吧
immediate opening for Digital Design Verification Engineer有谁成了millionaire
硅谷小道: 听说现在半导体tape out非常的贵MSFT又杯具了. (转载)
硅谷小道: 听说现在半导体tape out非常的贵 (转载)硅谷公司的兴亡 (下)
Openings for senior ASIC engineer我觉得这个“一国两区”的提法不错。
高通内推QUALCOMM WiFi Design Lead Principal 200KUSD+AMD和Nvidia被Intel压的够呛
相关话题的讨论汇总
话题: asic话题: design话题: san话题: ee