由买买提看人间百态

boards

本页内容为未名空间相应帖子的节选和存档,一周内的贴子最多显示50字,超过一周显示500字 访问原贴
EE版 - 一个面试问题: inverter vdd increase, how does speed change?
相关主题
贡献几道RING OSC相关的面试题Vgs < Vth 的bias ?
Dynamic logic的Charge sharing问题,TSMC is a bitch
Ratio of PMOS and NMOS in the inverter?问问题:关于不同length transistor的Vt
面试题攒人品发qualcomm面经summer intern
DC offset of integrator[合集] Another高通的RFIC面试题
什么是flat band voltage?Vcc vs. Vdd
问个IC device的电流和温度的关系问题onboard voltage reference
问一个constant current 测transistor threshold voltage的问题NCP1402一问
相关话题的讨论汇总
话题: vdd话题: speed话题: increase话题: inverter话题: does
进入EE版参与讨论
1 (共1页)
b***n
发帖数: 441
1
and why?
c****s
发帖数: 2487
2
不会吧。。。CPU超频都是要提高电压
O*****e
发帖数: 359
3
The time constant = RC
when Vdd increase , Ron decreased
So when Vdd increase , time constant drops
you are right

【在 c****s 的大作中提到】
: 不会吧。。。CPU超频都是要提高电压
A***J
发帖数: 478
4
speed up, this is called voltage scaling technology, normally what ppl does
is to reduce the power supply of the device which results in less power
consumption with speed penalty. there is always a trade off.
h*******a
发帖数: 184
5
speed goes up, similar to lowering the Vth.
plus some secondary effects such as that mentioned by 3F.
y*******w
发帖数: 5917
6
怎么可能有这么容易的面试题,

【在 b***n 的大作中提到】
: and why?
1 (共1页)
进入EE版参与讨论
相关主题
NCP1402一问DC offset of integrator
请问这样的BJT在schematic 里的接法(附图)什么是flat band voltage?
请教反相器剖面图一个问题问个IC device的电流和温度的关系问题
问一个analog PWM系统问题,请大家指教问一个constant current 测transistor threshold voltage的问题
贡献几道RING OSC相关的面试题Vgs < Vth 的bias ?
Dynamic logic的Charge sharing问题,TSMC is a bitch
Ratio of PMOS and NMOS in the inverter?问问题:关于不同length transistor的Vt
面试题攒人品发qualcomm面经summer intern
相关话题的讨论汇总
话题: vdd话题: speed话题: increase话题: inverter话题: does