l********g
发帖数: 68 | 1 Posted job opennings several weeks ago. Three opennings have been filled and
there are still several left. Please send your resume to sramcache@yahoo.
com ASAP if you are interested.
The employer sponsors H1B, and starts green card process immediately after
you join us in full time based on current policy.
Position Title: Junior Circuit Design Engineer (0-4 years experience)
Description/
Qualifications: RESPONSIBILITIES:
- High performance, low power custom circuit design in Digital-IP.
- Design... 阅读全帖 |
|
w*******p
发帖数: 253 | 2 RF EE Design Engineer:
(1) RF Front End MMIC design and layout experience: Handset GSM/EDGE &
WCDMA/LTE Power Amplifier and Front-End Module, WiFi/WiMax Power Amplifier
and Front-End Module, Low Noise Amplifier, SPXT Switches, filter & duplexer
& diplexer designs, Frequency ~ 1GHz-10GHz.
(2) Familiar with MMIC design & layout for both Wire Bond and Flip Chip
RF Front-End products, such as Power Amplifier Module or RF Front-End Module.
(3) Familiar with MMIC design and layout tools, such... 阅读全帖 |
|
w*******p
发帖数: 253 | 3 (1) RF Front End MMIC design and layout experience: Handset GSM/EDGE & WCDMA
/LTE Power Amplifier and Front-End Module, WiFi/WiMax Power Amplifier and
Front-End Module, Low Noise Amplifier, SPXT Switches, filter & duplexer &
diplexer designs, Frequency ~ 1GHz-10GHz.
(2) Familiar with MMIC design & layout for both Wire Bond and Flip Chip RF
Front-End products, such as Power Amplifier Module or RF Front-End Module.
(3) Familiar with MMIC design and layout tools, such as Agilent ADS, AWR MWO
& VSS,... 阅读全帖 |
|
L********r
发帖数: 59 | 4 FPGA Engineer:
1. Familiar with Xilinx FPGA system
2. Familiar with Cadence Palladium
3. DSP and communication background is a plus
Analog IC design Engineer (SERDES)
1. Familiar with I/O design
2. Familiar with high-speed serdes
3. Experience on PCIe/SATA and DDR
Analog IC design Engineer (SRAM)
1. Responsible for design and verification of integrated IP blocks
2. Responsibilities could include analog and digital simulation, static
timing analysis, electrical rules verification, contention an... 阅读全帖 |
|
KV
发帖数: 5728 | 5 多谢楼上各位称赞，bass知道俺这么多年的追求，当初开始一起surf fishing以后，第
一根surf杆是bass推荐买的，之后的就全是自己研究购买，和bass邻居时候，常常秀一
下，搬家后基本就是默默研究对比，这些年经手的一流surf杆很多，概括了大多数世界
名杆。
这次最大的收获是zoned action rod，thin butt，guides layout的组合，尤其是
guides layout，三根同样blank，分别COF，NGC，KR对比，理论上不见得很行，但实践
出来的guides layout及guides大小形状等，俺可以秒不少理论家。
本周末和下周，完成第四根blank，不过不会上来bso了，因为今天傍晚的距离成绩已经
可以告一段落，第四根的制作，使用lowrider LC#20，然后迅速收线，第二个guide立
即到了LC#12，这是远投牛人的理论，我要来实践，第三个guide是混合型的Y type，
single foot，#10，这就是reduction guides组合，等于最迅速地收线，然后5个#8的L
type single foot的runni... 阅读全帖 |
|
b****u
发帖数: 1027 | 6 1. there's a difference of using table to present data and use table for
layout purposes. what I'm talking about is the latter. table layout is not
the html standard. as stated by w3c, table should be used for presenting
tabular data only. layout is not tabular data, it's not even data. table has
served its purposes in 1999. but modern browsers are designed to work
faster and more consistently with div layout. cross browser support is one
big reason of why one should use div layout. different cs |
|
L******d
发帖数: 611 | 7 实现一个基于XML的相册，在书上学，一步一步做出来，为什么没有效果，新手一个，
就是想从书上一步一步学起。谢谢。
这是XML的代码（一共5张图片，我做了一个img的文件夹）
Webdesign Layout 01
web
2012-02-01
img/000.jpg
To provide customers a full range of branding services
Webdesign Layout 02
Post
2012-02-01
img/001.jpg
To provide customers a full r... 阅读全帖 |
|
a**i
发帖数: 419 | 8 有寄生RC应该更容易起振，post-layout比pre-layout更容易起振，除非你的post-
layout本来就是振不了的。
在LC-tank的某个输入端上加个脉冲电流源。在t=0的时候给振荡器一个短脉冲。如果
你的振荡器能起振的话，脉冲消失后振荡就能维持下去；如果振荡逐渐衰减至0，就
是你的振荡器本来就不能起振。
通常layout的时候会增加大量的寄生电容，导致晶体管的负载太大而很难起振；如果
schemetic里晶体管的驱动能力没有很大的裕量的话，layout后很有可能振荡器就不能
振了。 |
|
s****c
发帖数: 11300 | 9 还有很多人瞧不起asic的layout 这个东西跟pcb的layout可完全不一样
（其实高级pcb layout也有很大难度，这个暂且不说了）
首先这玩意要跟工艺挂钩，不同的工艺下库的价格差别太大了
另外这东西非常吃经验，很多散热，信号整合的问题都会出现
第三就是layout的simulation又是一笔庞大的开支，硬件软件都是
还有设计出来了跟fab的整合交流也是个问题，不同的设备工艺参数都不一样，要做很
多实验才能确定。apple那么恨三星cpu不还是乖乖的要三星生产嘛。主要是换fab就要
换工艺参数，没个1到2年时间根本摸不透 |
|
A******i
发帖数: 34 | 10 【 以下文字转载自 EE 讨论区 】
发信人: AngelaQi (Angela), 信区: EE
标 题: Electric Engineer-Santa Barbara- salary: 80,000-100,000/ye
关键字: Electric Engineer,Santa Barbara
发信站: BBS 未名空间站 (Thu Sep 5 19:39:32 2013, 美东)
Seeking Senior Electrical Engineer who excels in Motor control, Analog /
Digital Design, and Board Layout. Applicant will be part of an elite team
capable of developing a variety of leading edge semiconductor
instrumentation.
SUMMARY: Responsible for the electrical aspects of design, development and
m... 阅读全帖 |
|
A*******s
发帖数: 23 | 11 Please send resume to a****************[email protected].
Sr. Software Engineer - iCloud
iCloud Software Engineer
Sr Software Engineer-Messaging Services
Cloud Infrastructure Operations
iCloud Apps Infrastructure Software Engineer
SW Engineering Apps Manager
Security Software Engineer
IC Package Engineer
Software Engineer: openGL & openCL Graphics Testing
Graphics RTL Designer
Board Software/Firmware Engineer
Linux Driver and Kernal Developer
CPU Performance Modeling Engineer
Graphics Software Enginee... 阅读全帖 |
|
w*********Z
发帖数: 88 | 12 建筑师do the layout, we design the foundation, beams, columns, braces, and
argue with them to change layout if necessary.
Since I am doing industrial design now, so I argue with mechanicals, not
architects, about the layout. Yes, mechanicals layout the building and other
structures for power plants, oil and gas facilities, and so on, in this
industry. |
|
h******g
发帖数: 121 | 13 $29,000 / 3br – A must see
An amazing opportunity to have a great home with the best layout on the
Allendale Circle (Allendale Circle, Pittsburgh). Allendale Circle is a nice
and quiet community with a playground nearby (2-minute walking distance).
This co-operative town house is located at 3752 Allendale Circle. It is very
well maintained by the community with a maintenance fee $401/month. There
is no cost when fixing the facilities in the home. The only utility that you
need to pay is the elec... 阅读全帖 |
|
L********r
发帖数: 59 | 14 Please e-mail your CV to: j**[email protected], if interested. Thanks.
1. Senior analog/RFIC design engineer
Job Description
Responsible for the design and layout of mixed-signal and RF products,
involved in all phases of product development including definition, design,
layout, debugging, characterization, and manufacturing release.
Design and layout of mixed-signal and RF circuits
Understand and analyze system level design requirements
Support device bring-up
Develop verification plans f... 阅读全帖 |
|
a***e
发帖数: 27968 | 15 工艺的整合是个艺术，ATI的能做而nv的有困难正是说明这年头
layout不是拿个standard cell就能整出来的，layout和工艺关系越来越复杂了
AMD还是很有经验的
至于tsmc的28nm,大家都知道是个32nm的马甲，不比GF的32nm先进
GF/AMD在HKMG上被忽悠，迟迟搞不定也是没办法的事
intel的工艺虽然很好很牛叉，你真扔给它象tsmc那样万国博览会式的layout
丫也得吐血，对着少量的几种layout来回优化还是容易多了
而且芯片可以2G到3.6G都能卖
tsmc这种有时候1.2G是成品，1G就废品了 |
|
W********n
发帖数: 254 | 16 是这样。。。business用户希望可以自己更改layout page并且上传，他们不想所有的
UI改动都要通过dev team。business用户当然不会使用什么razor/cshtml,只会上传.
htm的文件。上传以后的layout文件还要通过razor来包含我的view/partial view等等。
上传的Layout文件，我尽量不想去rename，因为以后会有一个后台程序可以管理这些
layout，在线更改，下载之类的。。 |
|
s****y
发帖数: 180 | 17 Interview Questions in Core Java
http://www.sap-img.com/java/interview-questions-in-core-java.htm
1.what is a transient variable?
A transient variable is a variable that may not be serialized.
2.which containers use a border Layout as their default layout?
The window, Frame and Dialog classes use a border layout as their default
layout.
3.Why do threads block on I/O?
Threads block on i/o (that is enters the waiting state) so that other threads
may execute while the i/o
Operation is performed.
4 |
|
c*****t
发帖数: 1879 | 18 hmm, where better ah?
1. As for menu, I don't see the difference.
2. As for layout, CookSwt is better. gridData/rowData etc are really
the layout information for the container. Putting them inside the
child component obscure the layout, particularly when you have child
composite component which in turn has its own layout. Also, CookSwt
allows FormLayout.
3. CookSwt has arrays support such as String[], etc. So, you can
do
|
|
g*****g
发帖数: 34805 | 19 Good stuff, but I don't deal with many swing widgets.
It's for game, and other than some buttons, most are animations.
Layout alone is simple, and the natural choice is null layout since
the graphics guys will give me coordinates with images.
We do make different resolution games and different layout for the
same logic. So externalize layout in XML is one thing I want to do,
but more than likely pass images url and coordinates are enough for me.
The difficulty is still the model and view synchro |
|
m****p
发帖数: 404 | 20 sdn 上看到的 很多信息
http://forums.studentdoctor.net/index.php?threads/my-pharm-star
全文转载如下
-------------------------
I thought it would be helpful (or entertaining) for anyone interested in
owning an independent pharmacy or looking to start a new one to follow along
with me as I work to re-open a store starting from scratch with no retail/
independent experience. The store is in Florida. I will try and highlight
things I learned that I had never been exposed to before. Please feel free
to offer advic... 阅读全帖 |
|
f**d
发帖数: 768 | 21 这是一本计算神经科学的优秀著作，全文拷贝这里（图和公式缺），有兴趣的同学可以
阅读
如需要，我可以分享PDF文件（－－仅供个人学习，无商业用途）
From Computer to Brain
William W. Lytton
From Computer to Brain
Foundations of Computational Neuroscience
Springer
William W. Lytton, M.D.
Associate Professor, State University of New York, Downstato, Brooklyn, NY
Visiting Associate Professor, University of Wisconsin, Madison
Visiting Associate Professor, Polytechnic University, Brooklyn, NY
Staff Neurologist., Kings County Hospital, Brooklyn, NY
In From Computer to Brain: ... 阅读全帖 |
|
C********e
发帖数: 492 | 22 我看了一下wiki的介绍觉得明白了http://en.wikipedia.org/wiki/Matrix_calculus
简单结论就是书的附录写错了，应该等于a ^ T
矩阵求导有两种layout notation, numerator-layout notation和denominator-layout
notation.
书中正文用的都是numerator-layout notation，所以3.13中，lnP是scaler，w是
vector，一个scaler对vector (N
*1) 求导，结果确实是1*N的vector。 |
|
y*h
发帖数: 25423 | 23
你看上下文了么，这里说的设计的前提是有现成的IP，不是from scratch。你有现成的
IP核设计起来能跑确实不难，虽然性能比别人做得好并不容易，国内有小公司做SoC，
人不多，时间也不长，就能用，他们不是跟竞争对手拼性能，而是拼价格，做特定用途
的SoC，IP都是现成的。这些公司的项目比很多普通软件的设计规模都小，他们干的活
在很大程度上也确实类似于软件设计，虽然工作的对象和需要的经验不一样。龙芯也不
是和别人拼性能，它原来是拼功耗。龙芯不是用现成的IP，所以难度比山寨厂的大些，
但是他们早期也都是只做逻辑设计，自己最多做到FPGA验证，不做layout，和软件设计
差不多。
什么东西想做好了，比别人强都不容易，无论是软件还是硬件。话说回来，做个别人做
过的东西，能work，也并不太难，无论是硬件还是软件。在差不多的要求和条件下，做
软件和做数字芯片的设计没有哪个比另一个更难的问题，哪一个都不是外星科技。芯片
和软件关键的不同是落实到实物上的部分，软件没有这个，只要在逻辑上测试完了就完
了，芯片需要物理layout、流片，逻辑测试没问题的不等于流出的片子没问题，不过这
部分在现... 阅读全帖 |
|
a******n
发帖数: 55 | 24 Senior CAD Engineer
In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL programming. The |
|
S**********w
发帖数: 132 | 25 Internet e-commerce Company with offices in Los Angles California U.S.A and
CHINA/Hangzhou are developing an innovative way to assist in business growth
. We are seeking professionals dealing with all aspects of technology and
business.
Job Summary:
Highly creative & talented team player responsible for updating, designing
and maintaining all of the components of the E-commerce web site.
Responsible for the overall design aspects of web development, including
enhanced functionality with emphasis... 阅读全帖 |
|
d********3
发帖数: 899 | 26 This individual will be a key member of the design team. The candidate will
participate in the product definition process with marketing and customers
and be involved in all aspects of the IC design cycle from the architectural
concept phase through back-end release to production. He/she will also have
the opportunity to routinely interface with the MEMS designers to
contribute at a system level (MEMS + ASIC). The candidate should be self-
motivated and an excellent team player with superior co... 阅读全帖 |
|
a******n
发帖数: 55 | 27 Also have a NCG position ...
In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL program |
|
a******n
发帖数: 55 | 28 Senior CAD Engineer
In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL programming. The |
|
a******n
发帖数: 55 | 29 In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL programming. The individual will als... 阅读全帖 |
|
g****e
发帖数: 141 | 30 plz send resume to g****[email protected]
thanks
【 以下文字转载自 JobMarket 讨论区 】
发信人: gstide (豆腐脑), 信区: JobMarket
标 题: hardware engineer in northern virginia
发信站: BBS 未名空间站 (Mon Jun 20 18:53:13 2011, 美东)
职位1：senior level
Key Job Responsibilities include:
•Active participant in high level architecture design
•Clear and concise documentation to support all facets of the design
•Design and develop digital hardware with a focus on microprocessor
and FPGA platforms
•Mentor other engine... 阅读全帖 |
|
A*******s
发帖数: 23 | 31 send resume to a****************[email protected]
Hardware Systems Integration Engineer
Sr. HW Systems Integration Engineer
Hardware Systems Integration Engineer
Hardware Systems Integration Engineer
Hardware Systems Integration Engineer
Hardware Design Engineer
Hardware System Integrator
Hardware Systems Integration Engineer
Hardware System Integrator
Hardware Systems Integration Engineer
Job Number: 26059622Santa Clara Valley, California, United
StatesPosted: Jun. 26, 2013Weekly Hours: 4... 阅读全帖 |
|
d********3
发帖数: 899 | 32 This individual will be a key member of the design team. The candidate will
participate in the product definition process with marketing and customers
and be involved in all aspects of the IC design cycle from the architectural
concept phase through back-end release to production. He/she will also have
the opportunity to routinely interface with the MEMS designers to
contribute at a system level (MEMS + ASIC). The candidate should be self-
motivated and an excellent team player with superior co... 阅读全帖 |
|
t***y
发帖数: 16 | 33 组里招junior level analog engineer. 要做 analog layout design ，细心认真，公
司在湾区，主业Image sensor, 核心Design 对layout 要求高，必须engineer 自己做
。考虑EE master, 或有多年Analog layout 经验的EE BS，有意请发站内信联系。 |
|
发帖数: 1 | 34 Please feel free to share it with your friends. Contact the hiring manager (
[email protected]) if interested.
Company: Micron Technology
Location: Boise, Idaho
Note: The requirement for work experience could be relaxed for candidates
with solid optics background.
Job Title: R&D Reticle Enhancement Technology Engineer
As a Reticle Enhancement Technology (RET) Engineer at Micron, you will be
responsible for the design and execution of resolution enhancement
techniques and optical proximity ... 阅读全帖 |
|
a******n
发帖数: 55 | 35 Senior CAD Engineer
In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL programming. The |
|
a******n
发帖数: 55 | 36 In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL programming. The individual will als... 阅读全帖 |
|
g****e
发帖数: 141 | 37 plz send resume to g****[email protected]
thanks
职位1：senior level
Key Job Responsibilities include:
•Active participant in high level architecture design
•Clear and concise documentation to support all facets of the design
•Design and develop digital hardware with a focus on microprocessor
and FPGA platforms
•Mentor other engineers and technicians to assist throughout the
development phase including the hardware testing and debug phase
•Implementing the design using sch... 阅读全帖 |
|
S**********w
发帖数: 132 | 38 Internet e-commerce Company with offices in Los Angles California U.S.A and
CHINA/Hangzhou are developing an innovative way to assist in business growth
. We are seeking professionals dealing with all aspects of technology and
business.
Job Summary:
Highly creative & talented team player responsible for updating, designing
and maintaining all of the components of the E-commerce web site.
Responsible for the overall design aspects of web development, including
enhanced functionality with emphasis... 阅读全帖 |
|
z********i
发帖数: 114 | 39 IDT 正招聘 IC design工程师
new graduate to 5 years exp
上班地点， SAN JOSE
有意者，站内PM
Electronic Design Engineer
ID: 7367
Job Category: Engineering
Experience Level: New Grad
Employment Duration: Regular
Work Schedule: Full-Time
Location: U.S. - San Jose, CA
www.idt.com
About IDT... As diverse technologies that span the consumer, communications,
and computing markets begin to converge, changing the digital media
landscape, our flexibility and ease-of-use are increasingly driving the u... 阅读全帖 |
|
t***y
发帖数: 16 | 40 【 以下文字转载自 JobHunting 讨论区 】
发信人: tubby (hello), 信区: JobHunting
标 题: analog design engineer position, Bay Area
发信站: BBS 未名空间站 (Sat Dec 6 01:58:42 2014, 美东)
组里招junior level analog engineer. 要做 analog layout design ，细心认真，公
司在湾区，主业Image sensor, 核心Design 对layout 要求高，必须engineer 自己做
。考虑EE master, 或有多年Analog layout 经验的EE BS，有意请发站内信联系。 |
|
K*******y
发帖数: 77 | 41 我指的折腾是改变房子的结构。比如，把原来封闭式的厨房改成开放式的，厨房的
layout也要跟着变
刚买了第一个房子，location比较满意，但是很小，近1,500尺。目前是小两口，五年
后估计要搬到大点的房子。
家里人的意见是装修尽量从简，就刷刷墙，重新铺地板瓷砖地毯啥的，觉得没必要把钱
浪费在改房子的layout上面？
我觉得既然是自住房，花钱改layout可以住的更舒服（主要是觉得更宽敞了），而且以
后卖出去也会好卖（如果开放式厨房还流行的话）
大家怎么看啊？谢谢！ |
|
c******f
发帖数: 2622 | 42 好像这个 Deal 很不错:
http://bidpricecheck.com/dealsearch/Thomas
Fisher-Price (trackmaster) Flexi-Track Multi-Configuration Play Set is $19.
97 at Walmart with free ship to store.
http://www.walmart.com/ip/Fisher-...t/27228381
Seems like a good deal for this set.
The good news: It comes with allot of different track pieces for creative
track building and 1 train.
The bad news: That train is Thomas.
Product details:
With the Fisher-Price Thomas Flexi-Track Multi-Configuration Play Set, kids
can create u... 阅读全帖 |
|
a******n
发帖数: 55 | 43 Senior CAD Engineer
In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL programming. The |
|
c**m
发帖数: 1457 | 44 You mean extending your current house. Depends on how big it is. Normally it
takes about $100-200k. I personally don't recommend extension for the
following reasons:
1. Cost a lot of money and most likely you won't get the money back when you
sell it;
2. The process takes a long time and your life is impacted significantly
during the construction;
3. Since it's extension, the layout is not standard,
you could end up with a twisted layout, like a big living room and a tiny
Kitchen, for example, s... 阅读全帖 |
|
c**m
发帖数: 1457 | 45 【 以下文字转载自 MA_Mortgage_Realestate 俱乐部 】
发信人: chem (王红梅), 信区: MA_Mortgage_Realestate
标 题: 关于加盖房子
发信站: BBS 未名空间站 (Sat Jul 19 17:36:53 2014, 美东)
I personally don't recommend extension for the
following reasons:
1. Cost a lot of money and most likely you won't get the money back when you
sell it;
2. The process takes a long time and your life is impacted significantly
during the construction;
3. Since it's extension, the layout is not standard,
you could end up with a twisted layout, like a big liv... 阅读全帖 |
|
a******3
发帖数: 76 | 46 各有关商号：
本司拟面向全州采购一批玫瑰花、糖果、罐装啤酒、罐装牛奶，其标准和数量
如下：
1、粉色玫瑰花200株，花骨朵饱满，颜色滋润鲜艳，每株保留3至4片叶子；
2、红色玫瑰花1000株，无杂色，花骨朵饱满，新鲜，每株保留3至4片叶子；
3、白色玫瑰花500株，无杂色，花骨朵饱满，新鲜，每株保留3至4片叶子；
4、糖果2000盒。外包装由本司提出设计方案，印制费用由本司支付。糖果质量
要符合联邦食药品的标准。
5、听装啤酒10000罐。外包装由本司提出设计方案，印制费用由本司支付。啤酒
质量要符合联邦食药品的标准。
6、盒装牛奶10000罐。外包装由本司提出设计方案，印制费用由本司支付。牛奶
质量要符合联邦食药品的标准。
以上商品需在5月12日晚间交付。
欢迎来人来函洽谈！
联系公司：大唐开发有限公司
联系人：梁凯金
联系电话：719-683-2200
联系地址：纽约州奥兰治县迪厄帕克镇... 阅读全帖 |
|
a******n
发帖数: 55 | 47 Senior CAD Engineer
In this position, the individual will be responsible for developing/
supporting physical verification rule decks (LVS/DRC/ERC) for the layout
group, completing placement and routing flow/methodology development,
developing/supporting/calibrating parasitic extraction flow for design
groups, developing the CAD flow for memory design as per the layout and
designing requirements and improving overall productivity for layout group
through various scripts and SKILL programming. The |
|
